Extending the dynamic range of analog-to-digital converters (ADCs) is an important issue in their application field. This paper presents a novel nonlinear equalizer based on the cube coefficient subspace (CCS) architecture to mitigate nonlinearities inherent in ADCs. The proposed equalizer is verified with a 14-bit, 200-MSPS ADC injected a two-tone signal. Simulation results show that it achieves a 16.55 dB improvement in dynamic range with a computational complexity of 110 operations per sample (OPS). The improvement using the proposed equalizer is 14.12 dB and 2.67 dB greater than those using two conventional equalizers: the memory polynomial (MP) and horizontal coordinate system (HCS) equalizers, respectively, with the same computational complexity.
Introduction
The dynamic range of ADCs dominantly suffers from nonlinearities (e.g., harmonics, intermodulations, spurs, etc.) [1] inherent in the converter core and the sampling front-end of ADCs [2] . One possibility to diminish these nonlinearities and extend the potential dynamic range is to use a nonlinear equalizer based on Volterra filters. Volterra filters are a general technique for representing and compensating arbitrary nonlinearities with memory [3] . Nevertheless, a major drawback of this technique is that the number of coefficients in the Volterra filter grows exponentially with the order and the memory of the ADC nonlinearity behavior model [4] . To overcome the highly computational complexity, the memory polynomial (MP) [5] and horizontal coordinate system (HCS) [6, 7, 8] architectures for truncated Volterra filters have been proposed. Both MP and HCS consist of one-dimensional polynomial subkernels which are selected from the full Volterra kernel. However, compared to one-dimensional polynomial filters, multidimensional polynomial filters more easily reduce asymmetric nonlinearities, and consist of fewer subkernels [9] . The cube coefficient subspace (CCS) architecture proposed by M. Herman et al. [9] is composed of small multidimensional hypercubes within the whole Volterra kernel coefficient spaces. In this paper, a novel nonlinear equalizer based on CCS for post-corrections of ADCs is proposed. Simulation results show that the proposed equalizer yields larger dynamic range of a 14-bit, 200-MSPS ADC than the conventional equalizer based on MP or HCS with the same computational complexity.
Cube coefficient subspace
The CCS is a variant of the full Volterra filter to model the ADC nonlinearity behavior. Hence, it is necessary to introduce the Volterra series which is the mathematics base of Volterra filters. The Volterra series in discrete time domain describes the relation between the input ( ) u n and output ( ) y n as
where
Here, p is the polynomial order, P is the maximum polynomial order, M is the Fig. 1 , the yellow cube is the full 3rd-order Volterra kernel with memory length M . The purple line segment is the 3rd-order MP kernel, which lies along the main diagonal of yellow cube [9] . Another one-dimensional polynomial filter HCS is given by [7, 8] ( ) u n [7, 8] . As shown in Fig. 1 , the blue line segment is the 3rd-order HCS kernel. It only picks coefficients along a single horizontal ( m ) paralleling to the 1 m axis, while the other dimensions of the 3rd-order kernel ( 2 3 , α α ) stay fixed.
In addition, there is one more truncated Volterra filter called CCS, which is a multidimensional polynomial filter. The output of a pth-order, d-dimensional
CCS corresponding to a d-dimensional subkernel within the full pth-order
Volterra kernel is given by [9, 10, 11]
Here,
is the pth-order, d-dimensional CCS kernel, and t α for 1, , t p =  are fixed integer delays that determine the CCS kernel position in the full Volterra kernel space. The CCS breaks the full Volterra kernel up into small hypercubes of arbitrary dimension and polynomial order [11] . As shown in Fig. 1 , the green cube is the 3rd-order, 3-dimensional CCS kernel with memory length 2. The computational requirements for the pth-order MP, HCS and CCS with memory length M are shown in Table I . It seems that the amount of CCS computational loads is larger than MP or HCS as the dimension d increases. However, ( log 1),
for addressing the localization of nonlinearities, using several multidimensional CCS kernels can adapt coefficients in arbitrary dimensions more easily [10] .
Constructing the proposed equalizer
In this section, the method of constructing the proposed nonlinear equalizer based on CCS is discussed firstly. Then we present the algorithm of selecting an optimal set of CCS kernels, which is a key factor in constructing an efficient equalizer.
Constructing method 3.1.1 Recasting the CCS representation in matrix-vector form
To begin our discussion of construction method, we first recast Eq. (2) in vector
where ( ) T ⋅ denotes the transposition operator. The pth-order input products ( ) p n u and the full pth-order kernel coefficients p h both are 1
and
Then, we recast Eq. (1) in vector form as ( ) ( )
Here, all input products ( ) n u from 1 to P order and the corresponding coefficients h both are
and 1 2 , , ,
Similarly, the CCS expressed as Eq. (6) can also be recast in vector form as
where the 1
can be represented by 
Then, Eq. (13) can be rewritten in matrix-vector form as
( ), ( 1), ,
where ( , )
According to the Eqs. (14), (15) and (18), we can recast the matrix ( , )
where the symbol α denotes the Hadamard product. We define the matrix ( , ) 
CCS

α , CCS
PEs compose a user-defined candidate PE set ψ , as shown in Table II . The number of PEs can be adjusted according to the computational complexity. We obtain the approximate linear and nonlinear modality ŷ in the ADC to derive the equalizer coefficients.
Next, we select CCS PEs from ψ and derive the corresponding coefficients. The algorithm of selecting an optimal CCS PE set η is illustrated in section 3.2.
We assume that 1 J − PEs ( 1 1 
where y  is an appropriately delayed version of the ADC output u  , as shown in section 3.1.2. In the end, we get the equalization result eq y of the ADC.
Selecting algorithm
Like most articles [6, 8] , the computational complexity is defined as operations per sample (OPS). The total number of operations is the sum of the number of adders and multipliers. We set the ceiling number of the OPS of the equalizer complexity as W . The objective is to select an optimal CCS PEs set η from the candidate PEs set ψ which is used to construct an equalizer achieving the highest performance with a given computational complexity. As described in algorithm, we start with an empty set of PEs. Then we select one candidate PE from the set ψ in each selection and calculate the each 2-norm of the corresponding residue. The PE with one-dimension and one-order is selected initially. And then we successively select PEs with one-dimension, whose order increases by one at a time. As the order of the selected PE exceeds P , we turn to select PEs with two-dimension and two-order. And so on, we repeat the previous selection until the optimal PEs set η is selected. With regard to heterogeneous delay values, PEs with the same dimension and order are different from each other. We select the PE with the minimum 2-norm of the residue from them and add it into the set ξ which is already selected. We terminate the algorithm when the number of the OPS of the equalizer complexity exceeds W .
for simulation. Specifically, the evaluation of the equalizer is performed offline.
Performance comparison
We injected a two-tone signal into a 14-bit ADC sampling at f s (200 MSPS). The frequency of one tone f 1 is 80.00 MHz and another tone f 2 is 82.00 MHz. As shown in Fig. 3(a) , the dynamic range of the ADC without equalization is -59.57 dBFS. While in Fig. 3(b) , after equalization using the proposed equalizer based on CCS, the dynamic range is -76.12 dBFS. It illustrates that the proposed equalizer achieves a 16.55 dB improvement. Furthermore, as described in section 1, nonlinearities of an ADC include harmonics, intermodulations and spurs. As shown in Fig. 3(a) , all kinds of nonlinearities can be clearly distinguished by Table III is the summary of nonlinearities in the ADC. Fig. 3 demonstrates that the proposed equalizer can efficiently mitigate harmonics, intermodulations and spurs.
For comparison, we also equalized the ADC using two conventional equalizers: the MP and HCS equalizers. As shown in Fig. 4 , after equalization using the MP and HCS equalizers, respectively, the dynamic ranges of the ADC are -62.00 dBFS and -73.45 dBFS. Two conventional equalizers only achieve 2.43 dB and 13.88 dB improvements, respectively.
The comparison of performance and computational complexity among three equalizers is shown in Table IV . The optimal PE set of the CCS equalizer includes Table IV shows that the dynamic range improvement using the CCS equalizer is 14.12 dB and 2.67 dB greater than those using MP and HCS equalizers, respectively, with the same computational complexity.
The values of the proposed equalizer coefficients are shown in Fig. 5 .
Conclusion
In this paper, we proposed a novel nonlinear equalizer based on CCS to extend the dynamic range of ADCs. Our equalizer is verified with a 14-bit, 200-MSPS ADC injected a two-tone signal. Simulation results show that it can efficiently mitigate nonlinearities (harmonics, intermodulations and spurs) inherent in the ADC. It achieves a 16.55 dB improvement in dynamic range with a computational complexity of 110 OPS. The improvement using our equalizer is 14.12 dB and 2.67 dB greater than those using two conventional equalizers: the MP and HCS equalizers, respectively, with the same computational complexity. Coefficient sequence
